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Teaching and Research Supervision 
 
Courses Taught 
1st year course on “Digital Electronics” 
2nd year course on  “Computer architecture and computer engineering” 
2nd year course on “Signals and Linear Systems” 
2nd year course on “Software Engineering: Algorithms and Data Structures” 
2nd year course on “Digital Electronics II” 
3rd year course on “Real-time Digital Signal Processing” 
3rd year course on “Digital System Design” 
3rd year/MSc course on “VHDL and Logic Synthesis” 
4th year /MSc course on Digital Integrated Circuit Design 
 
Post Experience Course on “DSP: Algorithm and Implementation” 
 
 
Current and Past Research Associate Supervision (17) 
 
Name Project Title Source of Support Date 
Dr J Davis Program Grant: PRiME EPSRC May 15 – now 
Dr J Levine Program Grant: PRiME EPSRC Oct 14 - now 
Dr E Stott Degradations in FPGAs EPSRC Apr 11 – Sep 15  
Dr J Wong Variation-Adaptive Design in FPGAs EPSRC Jan 10 – Dec 13 
Dr S. Chaudhuri Process variability in FPGAs EPSRC May 10 – Dec 10 
Dr D. Jones Reverse engineering of human visual systems EPSRC July 09 – June 10 
Dr A. Smith Domain Specific FPGAArchitectural Exploration  EPSRC Oct 06 – Aug 10 
Dr P. Sedcole Process variability in FPGAs EPSRC Feb 06 – Apr 09 
Dr C. Bouganis Reverse engineering human visual systems Research Councils Oct. 03 – Mar. 07 
Paul Mortier FPGA for communications Motorola Sept., 00 – Aug02 
Marcus v Scotti Architecture of video compression LSI Logic Oct., 99 – 
Sept 01 
Chris Smith Reconfigurable computing with DSP processors BlueWave Jul, 98 – Jun 
00 
G. Denkinson Design kit for IC Station Airflow Jun, 98 – 
May 00 
K. Zhang Reconfigurable computing with DSP processors BlueWave May., 97 – Jun 98 
Dr Matthew Woolf Behavioural Modelling Sony Semicond. Apr., 96 – Mar 98 
Guy Barry Qualitative Reasoning for analogue IC design EPSRC Dec., 96 – Oct 97 
Dr Tao Shen Design kit for IC Station Mentor Graphics Apr., 96 – Mar 
98  
 
 
Past PhD Research Students supervised (53) 
 
Name Thesis Title (Year) 
B. Rogel-Favila Model-based fault diagnosis of digital circuits (1991) 
T. Koskinen Tolerance analysis of integrated circuits using statistical behavioural models (1992) 
N. Gohar Schematic-driven analogue layout automation with iterative improvements (1993)  
S. Choomchuay Algorithms and architectures for Reed-Solomon decoding (1994) 
A. Sang-In Novel algorithms for automatic test pattern generation in digital circuits (1994) 
S. Ahmed Analog fault diagnosis using optimisation techniques (1994) 
M. Alwan Planning and navigation of an autonomous wheelchair (1997) 
P. Molina The design of a delay-insensitive bus architecture using handshake circuits (1997) 
N. Zhuang Logic synthesis and technology mapping using genetic algorithms (1998) 
D. Ostrowski Training fuzzy rulebases and recognising handwriting (1998)  
J. de Sousa Diagnosis of interconnect defects in electronic assemblies (1998)  
H. Desmier Training set analysis for image-based facial feature detection (1998) 
N. Kharma An incremental machine learning mechanism for robotic applications (1999) 
R. Wyman Bit-plane differential EZW for the compression of video bit-rate channels (1999)  
    28	
N. Shirazi Methods and tools for implementing run-time reconfigurable FPGA designs (1999)  
S. Haynes Reconfigurable architectures for video image processing (2000) 
R. Sandiford Hardware compilation based on communicating processess (2001) 
G. Constantinides High level synthesis and word length optimization of DSP systems (2002) 
K.T. Tiew Multi-stage noise shaping (MASH) delta-sigma modulators for wideband and  
 multi-standard applications (2002) 
J. Gause Reconfigurable computing for shape-adaptive video processing (2002)  
O. Albaharna Area-time efficiency of FPGA-based computation (2003) 
S. Hettiaratchi Power optimized memory access in high-level synthesis (2003) 
S.  P. Seng Adaptive flexible instruction processors (2004) 
T. Wiangtong Hardware/software partitioning and scheduling for reconfigurable systems (2004) 
C. Bouganis Multiple light source detection with application to face recognition (2004) 
D-U Lee Hardware designs for function evaluation and LDPC coding (2004) 
C. Sim Rational number techniques for high performance data converters (2005)  
W. Melis Memory architectures for reconfigurable systems (2005)  
A. Royal Globally asynchronous locally synchronous interconnect for FPGA (2005) 
N. Sidahao Multiple restricted multiplication for optimized FPGA-based arithmetic (2005)  
A. Gaffer Bit-width optimisation for arithmetic hardware (2005) 
A. Smith Heterogenous reconfigurable architecture design : an optimisation approach (2006) 
G. Morrison Guided synthesis for heterogeneous reconfigurable architectures (2006) 
P. Sedcole Reconfigurable platform-based design in FPGAs for video image processing (2006) 
N. Campregher interconnect yield analysis and fault tolerance for field programmable gate arrays 
(2007)  
T. Rissa Virtual hardware platforms: raising the design abstraction of reconfigurable systems 
(2007) 
C.C.R. Cheung Customisable arithmetic hardware designs (2007) 
B. Cope Video Processing Acceleration using Reconfigurable Logic and Graphic Processors 
(2008) 
S. Fahmy Hardware acceleration of the trace transform for vision applications (2008) 
Y. Liu Temporal unpredictability detection of real-time video sequence (2008)  
S. Arifin Online timing slack measurement and its application in Field-Programmable Gate 
Arrays (2008) 
Q. Liu Data Reuse and Parallelism in Hardware Compilation (2008) 
C.T. Ewe A New Number Representation for Hardware Implementation of DSP Algorithms 
(2008) 
K. Turkington Datapath and Memory Co-optimisation for FPGA-based Computation (2009) 
M. Angelopoulou Multi-resolution video processing with FPGAs (2009)  
T. Mak On-FPGA Communication Architectures (2010)  
T. Becker Low power FPGA (2011) 
J. Wong On-FPGA self-test and self-characterisation (2011)  
E. Stott Degradation Analysis and Mitigation in FPGAs (2011) 
A Powell High-Level Performance Estimation Framework for FPGA-based Soft Processors 
(2013) 
Z. Guan Variation-aware and adaptive timing optimisation methods in programmable devices 
(2013) 
J. Liu Context-based Image Acquisition (2014) 
J. Levine Online timing slack measurement and its application in Field-Programmable Gate 
Arrays (2014) 
 
 
Current PhD Research Students supervised (4) 
 
Name Thesis Title (Year to complete) 
J. Davis Low-overhead Fault-tolerant Logic for FPGAs (2016) 
A. Bean Acceleration of graphs through DMA (2016) 
J. Su Convolutional Neural Networking Acceleration using FPGAs (2017) 
Q. Li Machine Learning algorithms in FPGAs (2018) 
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Professional, administrative and other activities (Selected) 
Plenary and Keynotes  
• “Process Variability & Degradation: New Frontier for Configurable”, ARC 2010, Bangkok 
Thailand. 
• “Applications and Tools for High Performance Reconfigurable Systems”, FPGA High 
Performance Computer Aliance, 25 May 2005, Edinburgh. 
• "Future Trends in FPGA and Reconfigurable Systems", Norchip, Oslo, Norway, Nov 2004. 
• "The Future of Reconfigurable Computing", DATE 2005 Workshop, March 2005. 
Panel Membership 
• RAE 2006 Hong Kong, EE Panel Member 
• Academy of Finland, Electrical & Electronic Engineering Panel 2006, 2007, 2012 
• Science Foundation Ireland Executive Panel Member 2009 - 2012 
• Science Foundation Ireland Engineering Panel Member 2004 - 2007 
• EPSRC Review College Member, 2003 - now 
Editorship 
• Associate Editor, IEEE Transaction on Circuits and Systems – II, 2008 – 2011 
• Guest Editor, ACM Transactions on Reconfigurable Technologies and Systems, Special Issue on 
“FPGA 2009”, 2009 
• Guest Editor, IEEE Transaction on Computers, Special Issue on "Field Programmable Logic and 
Applications", 2004 
• Associate Editor, ACM Transaction on Design Automation and Electronic Design, 2005-now 
• Associate Editor of IEEE Transaction on Circuits and Systems, 1997-1999 
Conference Committee 
• Technical Chair/General Chair, ACM Symposium on FPGA, 2009 - 2010 
• DATE Friday Workshop Chair and Steering Committee Member, 2007 - 2009 
• Technical Programme Chair, International Conference on Field Programmable Logic and 
Applications (FPL) 2002 - now 
• Steering Committee, International Conference on Field Programmable Logic and Applications 
(FPL)(2004 onwards) 
• Technical Program Committee for DATE 2001-2007 on Architectural Synthesis Track (B5) 
• Technical Program Committee for IEEE Conference on Field Programmable Technology (FPT) 
2002-now 
• Technical Program Committee, Reconfigurable Architecture Workshop, RAW 2003-2007 
• Technical Program Committee, International Conference on Architecture for Reconfigurable 
Computers, ARC 2005-7 
• Co-chair, 7th & 25th International Workshop on Field-Programmable Logic and Applications 
(FPL),1997 and 2015 
• Vice-chair & Technical Programme Committee, IEEE International Symposium on Circuit and 
Systems, 1994 
Patent Litigation Consultancy 
• Expert Consultant for Bird & Bird on “Nokia vs QualComm” patent litigation, 2008 
• Expert Consultant for Freshfields on "Philips Vs Sandisk" patent litigation, 2006 
• Expert Consultant for Jones Day on "TI vs Samsung" patent litigation, 2006 
• Expert Consultant for Freshfields on "Philips vs Salton" patent litigation, 2004 
• Expert consultant for Bristows on "Intel vs VIA" patent litigations, 2000-2003 
• Expert consultant for Bristows on "Rambus vs Hyundai" patent litigation, 2000 
• Expert consultant for Bristows on "TI vs Hyundai" patent litigation, 1999 
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Due Diligence for Venture Capitals 
• Consultant for Celoxica (due diligence) 2001 
• Consultant for Baker Venture NY (due diligence), 2000 
External Examination Duties 
• External Examiner, MEng, BEng, Dept. of CS, University of Manchester, 2015-2018 
• External Examiner, MEng, BEng, Dept. of EEE, University of Leeds, 2013-2016 
• External Examiner, MEng, BEng, Dept. of Electronics, University of York, 2011-2015 
• External Examiner, MEng, BEng, Dept. of ECE, University of Southampton, 2008-2011 
• External Examiner, MEng, BEng, Dept. of EEE, Queen’s University Belfast 2006- 2009 
• External Examiner, MEng, Univ. of Edinburgh, 2005-2008 
• External Examiner, MEng, BEng, Dept. of EE, National University of Ireland, Galway, 2005-
2008 
• External Examiner, MSc, MEng, BEng, Dept. of EEE, Univ. of Newcastle 2002- 2005 
• External Examiner, MSc course in microelectronics, Univ. of Westminster 1999-2001 
• External Examiner, Electronics Sub-board, Royal Holloway and Bedford College, Univ. of 
London, 1996-1999 
• External Examiner, BEng (part-time) and MSc. courses in Electronic Engineering, University of 
Portsmouth 1995-1999 
I have acted as PhD examiners for: University College London, Kings College London, Cambridge 
University, Oxford University, UMIST, University of Manchester, University of Westminister, 
University of South Bank, University of Birmingham, EHT Zurich, Chinese University of Hong Kong 
and University of Southampton. 
 
Major Research Grants Held (Past 15 years) 
 
Source of 
funding 
Title of Project Duration 
(months) 
Start 
Date 
Total value Names of other 
investigators 
EPSRC Programme Grant: PRiME 60 
 
May 12 £5,644,636 Al-Hashimi (PI) 
and many others 
EPSRC Custom Computing 60 Oct 10 £1,259,142 Luk (PI) and 5 
others 
EPSRC 
UKRC 
Variation-Adaptive Design 
Reverse Engineering of 
Human Visual Systems 
42 
60 
Mar 10 
May 07 
£455,737 
£1,000,000 
Constantinides 
Petrou (PI), and 3 
other partners 
EPSRC Reconfigurable Architecture 
Design: An Optimization 
Approach 
42 Oct 06 £450,000 Constantinides 
(PI) 
EPSRC Reconfigurable Architecture 
for Floating Point Apps 
36 Jan 06 £450,000 Luk (PI), Leong, 
Mencer 
EPSRC PLATFORM: Field-
Programmable Logic for 
Custom Comuting 
60 Jun 05 £422,827 Luk (PI), Kelly, 
Mencer, 
Constantinides 
EPSRC Basic Technology – 
Artificial vision systems 
48 Oct 02 £2,000,000 Many partners, PI 
at Surrey. 
Panasonic Architecture for DAB 24 Apr 01 £170,000 Brookes(PI), etc. 
LSI Logic Architecture for Image 
Compression 
36 Oct 99 US$800,000 Brookes, Clarke 
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List	of	Submitted	Publications	
The	 following	 submitted	 publications	 are	 arranged	 in	 three	 groups	 corresponding	 to	
the	author’s	three	aspects	of	research	in	reconfigurable	systems.		The	groups	are:	the	
design	of	 reconfigurable	 systems;	 variability,	 reliability	 and	 yield;	 and	applications	of	
reconfigurable	systems.			
Co-authors	 are	 labelled	 with	 a	 postfix	 representing:	 research	 student	 (RS),	 research	
assistant	(RA)	or	research	collaborator	(RC).	
Group	1:		The	Design	of	Reconfigurable	Systems	
[1] T.	Wiangtong	 (RS),	P.Y.K.	 Cheung,	 and	W.	 Luk	 (RC).	 Comparing	 three	 heuristic	
search	 methods	 for	 functional	 partitioning	 in	 hardware–software	 codesign.	
Design	 Automation	 for	 Embedded	 Systems,	 6(4):425–449.	 Kluwer	 Academic	
Publishers,	2002.		
[2] G.A.	 Constantinides	 (RS),	P.Y.K.	 Cheung,	W.	 Luk	 (RC).	Wordlength	optimization	
for	linear	digital	signal	processing.	Computer-Aided	Design	of	Integrated	Circuits	
and	Systems,	IEEE	Transactions	on,	22(10):1432–1442,	2003.		
[3] G.A.	 Constantinides	 (RS),	 P.Y.K.	 Cheung,	 and	 W.	 Luk	 (RC).	 Synthesis	 and	
optimization	 of	 DSP	 algorithms.	 Kluwer	 Academic	 Publishers,	 pp.	 1-164,	
ISBN:1402079303,	2004.	
[4] G.A.	 Constantinides	 (RS),	 P.Y.K.	 Cheung,	 W.	 Luk	 (RC).	 Optimum	 and	 heuristic	
synthesis	 of	 multiple	 word-length	 architectures.	 Very	 Large	 Scale	 Integration	
(VLSI)	Systems,	IEEE	Transactions	on,	13(1):39–57,	2005.		
[5] K.	 Turkington	 (RS),	 G.A.	 Constantinides	 (RC),	 K.	 Masselos	 (RC),	 P.Y.K.	 Cheung.	
Outer	 loop	 pipelining	 for	 application	 specific	 datapaths	 in	 FPGAs.	 Very	 Large	
Scale	Integration	(VLSI)	Systems,	IEEE	Transactions	on,	16(10):1268–1280,	2008.	
[6] Q.	 Liu	 (RS),	 G.A.	 Constantinides	 (RC),	 K.	 Masselo	 (RC)s,	 P.	 Y.	 K.	 Cheung.	
Combining	data	reuse	with	data-level	parallelization	for	FPGA-targeted	hardware	
compilation:	 A	Geometric	 Programming	 framework.	 Computer-Aided	Design	 of	
Integrated	Circuits	and	Systems,	IEEE	Transactions	on,	28(3):305–315,	2009.	
[7] A.M.	 Smith	 (RA),	 G.A.	 Constantinides	 (RC),	 P.Y.K.	 Cheung.	 FPGA	 architecture	
optimization	 using	 Geometric	 Programming.	 Computer-Aided	 Design	 of	
Integrated	Circuits	and	Systems,	IEEE	Transactions	on,	29(8):1163–1176,	2010.	
Group	2:		Variability,	Reliability	and	Yield	in	Reconfigurable	Systems	
[8] T.	 Koskinen	 (RS)	 and	 P.Y.K.	 Cheung.	 Hierarchical	 tolerance	 analysis	 using	
statistical	behavioral	models.	Computer-Aided	Design	of	 Integrated	Circuits	and	
Systems,	IEEE	Transactions	on,	15(5):506–516,	1996.		
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[9] J.	 de	 Sousa	 (RC)	 and	 P.Y.K.	 Cheung.	 Boundary-scan	 Test	 and	 Diagnosis:	
Interconnect	Defects.	Kluwer	Academic	Publishers.	169	pages,	ISBN	0792373146,	
2001.	
[10] P.	Sedcole	(RA)	and	P.Y.K.	Cheung.	Parametric	yield	modeling	and	simulations	of	
FPGA	 circuits	 considering	 within-die	 delay	 variations.	 ACM	 Transactions	 on	
Reconfigurable	Technology	and	Systems	(TRETS),	1(2):1-10,	2008.	
[11] J.S.	 Wong	 (RS),	 P.	 	 Sedcole	 (RA),	 and	 P.Y.K.	 Cheung.	 Self-measurement	 of	
combinatorial	 circuit	 delays	 in	 FPGAs.	 ACM	 Transactions	 on	 Reconfigurable	
Technology	and	Systems	(TRETS),	2(2):10,	2009.	
[12] J.S.	Wong	 (RS)	 and	P.Y.K.	 Cheung.	 Timing	measurement	 platform	 for	 arbitrary	
black-box	 circuits	 based	 on	 transition	 probability.	 Very	 Large	 Scale	 Integration	
(VLSI)	Systems,	IEEE	Transactions	on,	21(12):2307–2320,	2013.	
[13] E.	Stott	(RS),	Z.	Guan	(RS),	J.	M.	Levine	(RS),	J.	S.	Wong	(RA),	and	P.Y.K.	Cheung.	
Variation	and	reliability	in	FPGAs.	IEEE	Design	&	Test,	6(30):50–59,	2013.	
Group	3:		Applications	of	Reconfigurable	Systems	
[14] S.D.	 Haynes	 (RS),	 J.	 Stone	 (RC),	 P.Y.K.	 Cheung,	 and	W.	 Luk	 (RC).	 Video	 image	
processing	with	the	Sonic	architecture.	IEEE	Computer,	33(4):50–57,	2000.	
[15] D.U.	Lee,	W.	Luk,	J.D.	Villasenor,	and	P.Y.K.	Cheung.	A	Gaussian	noise	generator	
for	hardware-based	simulations.	Computers,	IEEE	Transactions	on,	53(12):1523–
1534,	2004.	
[16] R.C.	Cheung,	N.J.B.	Telle,	W.	Luk,	and	P.	Y.	K.	Cheung.	Customizable	elliptic	curve	
cryptosystems.	Very	Large	Scale	Integration	(VLSI)	Systems,	IEEE	Transactions	on,	
13(9):1048–1059,	2005.	
[17] P.	Sedcole	 (RS),	P.Y.K.	Cheung,	G.A.	Constantinides	 (RC),	W.	Luk	 (RC).	Run-time	
integration	 of	 reconfigurable	 video	 processing	 systems.	 Very	 Large	 Scale	
Integration	(VLSI)	Systems,	IEEE	Transactions	on,	15(9):1003–1016,	2007.	
[18] M.E.	 Angelopoulou	 (RS),	 C.S.	 Bouganis	 (RC),	 P.Y.K.	 Cheung,	 and	 G.	 A.	
Constantinides	 (RC).	 Robust	 real-time	 super-resolution	 on	 FPGA	 and	 an	
application	 to	 video	 enhancement.	 ACM	 Transactions	 on	 Reconfigurable	
Technology	and	Systems	(TRETS),	2(4):22,	2009.	
[19] C.S.	 Bouganis	 (RA),	 I.	 Pournara	 (RC),	 and	 P.Y.K.	 Cheung.	 Exploration	 of	
heterogeneous	 FPGAs	 for	 mapping	 linear	 projection	 designs.	 Very	 Large	 Scale	
Integration	(VLSI)	Systems,	IEEE	Transactions	on,	18(3):436–449,	2010.	
[20] B.	 Cope	 (RS),	 P.Y.K.	 Cheung,	 W.	 Luk	 (RC),	 and	 L.	 Howes	 (RC).	 Performance	
comparison	 of	 graphics	 processors	 to	 reconfigurable	 logic:	 A	 case	 study.	
Computers,	IEEE	Transactions	on,	59(4):433–448,	2010.	
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Statement	of	Contribution	
For	 the	 past	 twenty	 years	 the	 focus	 of	 my	 research	 has	 been	 in	 the	 field	 of	
reconfigurable	circuits	and	systems,	and	their	use	in	accelerating	real-time	embedded	
applications,	and	in	particular,	relating	to	the	use	of	Field	Programmable	Gate	Arrays	
(FPGAs).	 	 My	 contributions	 in	 the	 field	 have	 been	 in	 three	 related	 and	 coherent	
themes:	 the	 design	 of	 reconfigurable	 systems,	 the	 use	 of	 such	 systems	 in	 different	
application	domains,	and	the	use	of	configurability	to	mitigate	the	growing	challenges	
of	 process	 variability	 and	 reliability.	 	 Twenty	 publications	 have	 been	 selected	 to	
showcase	these	three	aspects	of	my	research.		They	have	all	received	rigorous	scrutiny	
from	independent	reviewers.		They	were	first	authored	by	either	research	students	or	
research	assistants	working	directly	under	my	guidance.			Throughout	my	career,	I	have	
followed	a	strict	principle	that	my	research	students	and	assistants	should	benefit	from	
first-authorship	 of	 the	 papers	 for	 which	 I	 initiated,	 guided	 and	 substantially	
contributed,	 in	order	to	help	 in	their	career	development.	 	Therefore	all	publications	
selected	here	are	conjoint.		None	of	the	works	have	been	previously	submitted	by	the	
author	for	any	other	degree.	
Group	1:	The	Design	of	Reconfigurable	Systems	
The	 introduction	of	Field	Programmable	Gate	Arrays	(FPGAs)	 in	the	 ‘80s	transformed	
the	way	 that	 digital	 integrated	 circuits	 are	 designed	 and	 used	 in	 electronic	 industry	
today.	 	 The	 configurability	nature	of	 FPGAs	makes	 them	accessible	 to	 a	much	 larger	
community	 of	 electronic	 design	 engineers	 in	 a	 way	 that	 is	 similar	 to	 the	 impact	 of	
programming	in	microprocessors.	Nevertheless,	reconfigurable	systems	also	bring	with	
them	new	challenges.		Unlike	writing	software,	designing	hardware	on	FPGAs	requires	
considerably	 higher	 level	 of	 skills,	 not	 only	 in	 programming,	 but	 also	 expertise	 in	
hardware	 and	 system	 level	 designs.	 	 The	 author’s	 work	 in	 advancing	 the	 design	 of	
reconfigurable	systems	has	been	mostly	in	the	area	of	design	tools	and	algorithms	that	
raise	 the	 level	 of	 abstraction	 a	 designer	 needs	 to	 operate	 while	 designing	 an	 FPGA	
based	circuit.	
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Almost	all	FPGAs	are	used	in	systems	that	contain	one	or	more	microprocessors.		The	
issue	of	how	to	partition	a	problem	into	those	subtasks	that	can	best	be	done	on	the	
FPGA	 hardware	 and	 those	 that	 should	 remain	 as	 software	 algorithms	 on	 the	
microprocessor	 become	 increasingly	 important.	 The	 work	 in	 [1]	 addresses	 this	
“hardware-software	codesign”	problem	by	comparing	and	contrasting	three	heuristic	
algorithms,	 which	 are	 suitable	 to	 perform	 functional	 partitioning	 between	 FPGA	
hardware	 and	 microprocessor	 software.	 The	 three	 heuristic	 algorithms,	 genetic	
algorithm,	 simulated	annealing,	and	 tabu	search,	are	commonly	adopted	 in	 industry.	
This	work,	 for	 the	 first	 time,	 compares	 their	 efficiency	 and	 quality	 of	 solutions	with	
each	other	 in	a	rigorous	manner.	 	 It	concluded	that	tabu	search	 is	clearly	superior	to	
the	other	two	competing	algorithms	in	terms	of	quality	of	solutions	and	computation	
times.	This	work	has	attracted	a	good	level	of	attention	and	has	been	cited	for	more	
than	140	times	(Google	Scholar).	
Unlike	designing	for	microprocessors	where	data	are	represented	in	fixed	word-length	
(32	bits	or	64	bits),	 FPGAs	provide	complete	 flexibility	 to	 the	designer	 to	choose	 the	
optimum	 word-length	 at	 every	 stage	 of	 computation	 in	 the	 design.	 	 The	 research	
reported	 in	 the	 two	 journal	 papers	 [3]	 and	 [5],	 and	 the	 research	 monograph	 [4],	
addresses	 this	 problem	 for	 the	 class	 of	 linear	 digital	 signal	 processor	 (DSP)	 systems	
that	 are	 time-invariant.	 While	 using	 fewer	 number	 of	 bits	 at	 a	 given	 signal	 node	
reduces	the	hardware	resources	used,	leading	to	lower	power	consumption	and	higher	
performance,	it	could	also	introduce	higher	error	manifested	as	additional	noise.		By	a	
combination	of	back-propagating	the	word-length	from	the	output	through	the	system	
and	 a	 mixed	 integer	 linear	 programming	 formulation,	 [3]	 reports	 a	 method	 that	
optimizes	the	word-length	used	in	each	internal	variable	for	a	given	error	at	the	system	
output.	At	the	same	time,	the	resource	utilization	is	reduced	and	system	performance	
improved.		[5]	explores	the	issue	of	architectural	synthesis	when	using	multiple	word-
length	design.		This	work	addresses	the	scheduling,	allocation	and	binding	problem	in	a	
high-level	synthesis	context	where	word-lengths	of	internal	variables	(or	signals	nodes)	
are	also	part	of	 the	design	parameter	 set.	 	 	 [4]	 is	 a	 research	monograph	 that	brings	
together	the	body	of	work	in	multiple	word-length	optimization	under	one	volume.	It	
    38	
focuses	on	 techniques	 for	automating	 the	production	of	area-efficient	design	 from	a	
high-level	description,	while	satisfying	user-specified	constraints.		
This	body	of	work	 is	 important	 in	several	ways.	 	Firstly,	 it	 introduces	a	new	concept,	
which	we	 called	 “lossy	 synthesis”.	Automation	 tools	 for	digital	design	 conventionally	
takes	 a	 specification	 and	 synthesizes	 a	 solution	 that	 that	 is	 exactly	 the	 same	 as	
specified	 in	 the	design	description	 (i.e.	 “exact	 synthesis”).	 	 The	 trade-off	 parameters	
used	in	such	CAD	tools	are	energy	consumption,	performance	and	resource	utilization.		
By	 optimizing	 different	 word-length	 throughout	 the	 system,	 we	 introduce	 an	
additional	dimension	to	this	equation	–	error	or	noise.		By	allowing	the	designer	or	the	
CAD	 tools	 to	 choose	 the	 level	 of	 arithmetic	 errors	 that	 can	be	 tolerated	at	 different	
internal	nodes,	it	is	possible	to	produce	a	more	power-efficient,	faster	and	lower	cost	
design	that	still	meets	the	overall	specification.		This	work	has	also	been	extended	to	
floating-point	representations	and	non-linear	systems.	
The	impact	of	[2],	[3]	and	[4],	and	other	publications	by	the	author	and	his	team	in	the	
area	 of	 word-length	 optimization,	 is	 demonstrated	 by	 the	 high	 number	 of	 citations	
that	this	set	of	nine	journal/conference	papers	attracted	(over	600	citation	on	Google	
Scholar),	 and	 by	 the	 uptake	 of	 some	 of	 the	 ideas	 in	 industry	 (e.g.	 Xilinx’s	 System	
Generator	and	Maxeler’s	system).	
Another	 challenge	 and	 opportunity	 in	 FPGA-based	 designs	 is	 created	 by	 its	 plentiful	
supply	 of	 registers	 for	 pipelining	 purposes,	 and	 the	 highly	 distributed	 memory	
architecture	 found	 in	 modern	 FPGA	 devices.	 The	 work	 in	 [5]	 targets	 a	 different	
approach	to	loop	pipelining.		Whilst	most	conventional	hardware	compiler	tools	target	
the	innermost	loop	only,	this	work	explores	the	benefit	of	applying	loop	pipelining	to	
outer	 loops.	 	Taking	 into	account	memory	 throughput	constraints	and	highly	 custom	
loop	 controlling	 circuits	 possible	 in	 FPGAs,	 three	 to	 seven	 times	 of	 performance	
improvements	over	existing	techniques	has	been	achieved.	This	work	fits	perfectly	into	
the	 recent	 popular	 adoption	 of	 OpenCL	 as	 the	 preferred	 hardware/software	 design	
language	for	FPGA-bases	systems	where	loop	pipelining	is	an	important	enabler.	
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The	main	reason	why	FPGAs	are	useful	for	accelerating	computational	tasks	is	because	
of	 its	 potential	 to	 execute	 the	 algorithm	with	 high	 degree	 of	 parallelism	 in	multiple	
processing	units.	This	 is	often	achieved	by	exploiting	 two	factors:	1)	maximizing	data	
reuse	 with	 on-chip	 memory	 to	 avoid	 having	 to	 go	 off-chip,	 and	 2)	 maximizing	 the	
degree	 of	 data	 parallelism	 available	 within	 the	 algorithm.	 	 The	 former	 is	 achieved	
through	the	use	of	on-chip	memory	as	buffers,	while	the	 latter	 is	conducted	through	
careful	 data-dependency	 analysis,	 scheduling	 and	 resource	 allocation.	 However,	 on-
chip	memory	resources	in	an	FPGA	are	limited	and	this	imposes	a	significant	constraint	
on	the	optimization	process.	[6]	employs	a	Geometric	Programming	approach	to	solve	
the	 two	 optimization	 problems	 simultaneously	 to	 produce	 a	 five-fold	 performance	
benefit	 over	 the	 convention	 approach	 that	 optimizes	 for	 the	 two	 factors	 separately.		
The	algorithm	reported	in	[6]	has	been	used	in	industry	such	as	Honeywell	and	others	
(zlatko.petrov@honeywell.com).	
The	 last	 paper	 [7]	 in	 this	 group	differs	 from	all	 the	 others	 in	 that	 it	 does	 not	 target	
digital	 designs	 using	 FPGAs,	 but	 aims	 to	 help	 designing	 new	 FPGA	 architectures.		
Conventional	approach	to	new	FPGA	architecture	design	is	to	use	intuition	to	come	up	
with	different	new	ideas,	then	run	many	benchmark	circuits	to	see	which	idea	provides	
the	 best	 average	 solution	 for	 a	 given	 specification.	 This	 approach	 also	 implies	 that	
synthesis,	placement	and	 routing	 tools	 should	already	be	 in	place	 in	order	 for	 large-
scale	 benchmark	 evaluation	 to	 take	 place.	 In	 contrast,	 [7]	 uses	 mathematical	
optimization	 techniques	 to	 explore	 the	 FPGA	 architectural	 design	 space	 with	 well-
calibrated	area	and	delay	models.		While	this	work	does	not	replace	the	conventional	
method	 in	 designing	 new	 FPGA	 architecture,	 it	 provides	 a	 fast	 exploration	 method	
particularly	at	the	early	stage	of	the	architectural	design	cycle.	
Group	2:	Variability,	Reliability	and	Yield	in	Reconfigurable	Systems	
Variations	 in	 the	 semiconductor	 fabrication	 process	 results	 in	 differences	 in	
parameters	 between	 transistors	 on	 the	 same	 silicon	 die,	 a	 problem	 exacerbated	 by	
lithographic	scaling.	As	transistors	get	smaller,	they	also	experience	accelerated	ageing	
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effects,	thus	reducing	the	reliability	of	electronic	systems.	In	the	past	ten	years,	one	of	
the	 author’s	 research	 focuses	 has	 been	 to	 seek	 answers	 to	 the	 following	 important	
question:	“How	can	configurability	(and	reconfigurability)	in	FPGA	systems	be	exploited	
to	 mitigate	 the	 problems	 caused	 by	 increasing	 process	 variability	 and	 decreasing	
system	reliability?”		
[8]	 is	 an	 early	 article	 by	 the	 author	 in	 the	 area	 of	 variations,	 not	 for	 reconfigurable	
systems,	but	 for	 analogue	and	mixed	 signal	 circuits.	 This	work	demonstrates	how	 to	
use	 statistical	 behavioural	 modelling	 techniques	 to	 alleviate	 the	 high	 computation	
costs	of	device-level	simulation	in	a	Monte-Carlo	approach	to	yield	estimation.		It	was	
one	of	the	earliest	works	that	provided	both	computational	accuracy	and	efficiency	in	
handling	variations	of	device	parameters	in	a	large	circuit	that	was	applicable	to	both	
analogue	and	digital	circuits.			
A	 related	 area	 of	 work	 during	 this	 period	 was	 in	 the	 fault	 diagnosis	 of	 electronic	
systems.	 	 As	 feature	 size	 continues	 to	 shrink,	 good	 degree	 of	 controllability	 and	
observability	of	 individual	circuit	nodes	become	 increasingly	difficult	 to	achieve.	 	The	
research	monograph	 [9]	 entitled	 “Boundary-Scan	 Interconnect	 Diagnosis”	 introduces	
methods	that	drastically	reduce	the	number	of	test	patterns	required	for	interconnect	
fault	diagnosis.		Although	[8]	and	[9]	are	not	applied	to	reconfigurable	hardware,	they	
provide	a	useful	 springboard	 for	 the	author’s	 later	 research	 in	 the	area	of	 variability	
and	reliability	in	FPGAs.	
[10]	is	an	extended	and	combined	version	of	two	earlier	conference	papers,	and	forms	
part	of	a	series	of	publications	on	characterizing,	modelling	and	mitigating	within-die	
variability	on	FPGAs.		This	is	the	first	of	many	papers	by	the	author	and	his	team	to	use	
reconfigurability	 of	 FPGAs	 to	 avoid	 the	penalty	 of	 large	delay	margins	demanded	by	
the	conventional	worst-case	delay	approach	to	designing	digital	circuits.	This	is	also	the	
first	 work	 in	 the	 FPGA	 community	 where	 the	 theoretical	 bounds	 on	 the	 achievable	
gains	in	parametric	yield	using	reconfiguration	are	derived.		This	paper	opens	the	door	
to	the	possibility	of	a	completely	new	approach	to	the	design	of	digital	systems,	where	
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FPGAs	and	other	digital	 integrated	circuits	are	not	assumed	to	be	 identical,	but	have	
different	delay	characteristics.		Our	novel	approach	is	to	match	the	physical	placement	
and	 routing	 of	 hardware	 resources	 to	 an	 individual	 chip’s	 delay	 characteristics	 by	
exploiting	the	configurable	properties	of	FPGAs.		In	this	way,	one	can	depart	from	the	
need	 to	 design	 for	 the	 worst-case	 delay	 parameters.	 	 This	 new	 paradigm	 in	 digital	
design	has	been	designated	by	 the	 author	 as	 “late	binding”.	 	 In	 conventional	 design	
method,	a	 logical	 circuit	 (in	 terms	of	 its	hardware	 resources	and	 interconnections)	 is	
committed	(“bind”)	to	the	final	physical	layout	through	placement	and	routing	early	in	
the	design	cycle.	The	new	method	performs	such	“binding”	only	after	the	actual	delay	
characteristics	 are	 known	 and	 therefore	 allows	 a	 more	 optimum	 placement	 and	
routing	solution	to	be	found	for	a	given	chip.	This	work	has	resulted	 in	a	granted	US	
patent	(US2010/0180246),	which	has	been	assigned	to	industry.			
The	 proposed	 approach	 in	 [10]	 is	 possible	 predicated	 upon	 the	 ability	 to	 measure	
delays	of	circuit	paths	 in	digital	 ICs	with	good	accuracy	and	efficiency.	 	 [11]	and	 [12]	
provide	 solutions	 to	 the	delay	 characterization	problem.	 	The	 technique	proposed	 in	
[11]	measures	the	propagation	delays	in	combinational	circuits	with	a	resolution	in	the	
order	tens	of	picoseconds.		It	relies	on	the	configurability	of	the	clock	module	(and	its	
frequency)	 in	an	FPGA.	 	By	sweeping	the	clock	frequency	from	a	 lower	value	when	a	
circuit	is	working,	to	a	higher	value	when	the	circuit	is	failing,	the	propagation	delay	of	
the	combinational	paths	in	the	circuit	can	be	derived.	Our	technique	departs	from	the	
conventional	method	of	using	ring	oscillators	to	characterize	delays	and	is	far	superior	
because	characterization	is	performed	on	the	actual	circuit	under	test.		This	technique	
was	 later	modified	 and	 improved,	 not	 only	 to	measure	 propagation	 delay	while	 the	
circuit	 is	 under	 test	 mode	 (i.e.	 offline),	 but	 also	 to	measure	 timing	 slack	 under	 the	
circuit’s	normal	operation	(i.e.	online).		These	techniques	are	now	widely	used	by	other	
research	groups	elsewhere,	e.g.	University	of	Pennsylvania	and	University	of	Sydney.	
In	 [12]	 the	 technique	described	 in	 [11]	 is	extended	 to	cope	with	both	combinational	
and	sequential	circuits.		Instead	of	detecting	and	measuring	failures	in	the	circuit	as	the	
clock	 frequency	 is	 being	 swept,	 this	 new	 technique	 measures	 the	 transition	
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probabilities	 at	 outputs	 of	 a	 “black-box”	 circuit,	 i.e.	 without	 the	 need	 to	 know	 the	
exact	netlist	of	 the	circuit	under	test.	 In	other	words,	 the	method	reported	 in	 [12]	 is	
capable	 of	 measuring	 delay	 performances	 in	 arbitrary	 digital	 circuits	 with	 different	
granularity.			
The	techniques	reported	in	[11]	and	[12],	and	other	extensions	reported	elsewhere	not	
included	in	this	thesis	submission,	form	a	set	of	tools	that	facilitate	a	fresh	approach	to	
the	 design	 of	 future	 digital	 circuits	 and	 systems.	 By	 providing	 measurement	
instruments	within	 the	chip	 (embedded	 instrumentations),	 it	 is	now	possible	 to	 tune	
the	 operation	 of	 a	 digital	 chip	 to	 cope	 with	 the	 changing	 operating	 environment	
through	 voltage	 and	 frequency	 scaling.	 	 Although	 both	 [11]	 and	 [12]	 are	 targeting	
FPGA	 technology,	 these	methods	 can	 easily	 be	 adopted	 to	 ASIC	 designs	 in	 general.		
However	 it	 is	worth	noting	that	FPGAs	offer	one	further	advantage	over	ASICs	 in	this	
respect:	 since	 FPGAs	 are	 fully	 reconfigurable,	 offline	 characterization	 of	 a	 device	
effectively	comes	free.		During	power-on,	an	FPGA	can	be	put	into	a	“test	mode”	and	
be	configured	to	perform	the	self-characterization	function.	 	Once	characterization	 is	
completed,	 the	 device	 can	 be	 reconfigured	 to	 implement	 the	 required	 design,	
effectively	overlaying	the	test	configuration.			
[11]	and	 [12]	have	resulted	 in	 the	granted	patent:	US2011/0095768,	which	has	been	
assigned	 to	 industry.	 	 The	 techniques	 described	 also	 provide	 part	 of	 the	 technical	
underpinning	for	the	EPSRC	programme	grant	PRiME:	Power-efficient,	Reliabile,	Many-
core	Embedded	systems	(EP/K034448/1).	
In	 addition	 to	 the	 variability	 issues	 facing	modern	 digital	 circuits,	 another	 challenge	
looming	 large	 in	 the	background	 is	 that	of	device	ageing.	 	Electronic	circuits	degrade	
over	 time	 and	 such	 degradations	 are	 expected	 to	 increase	 in	 magnitude	 and	 occur	
more	rapidly	in	the	future.	[13]	is	a	journal	paper	in	a	Special	Issue	of	IEEE	Design	and	
Test	 focusing	 entirely	 on	 variability	 and	 ageing.	 This	work	demonstrates	 for	 the	 first	
time	how	variability	aware-design	 together	with	configurability	of	FPGA	can	mitigate	
both	the	variability	and	ageing	problems.	
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Group	3:	Application	of	Reconfigurable	Systems	
One	of	the	most	popular	application	domains	for	FPGA-based	systems	is	in	image	and	
video	processing.		In	this	domain,	the	dataset	is	inherently	parallel	with	low	degree	of	
data	dependency,	and	has	very	high	data	rates.	Integer	arithmetic	is	usually	sufficient	
to	 produce	 good	 results	 without	 having	 to	 resort	 to	 floating	 point	 computations,	
something	 that	 matches	 FPGA	 architecture	 very	 well	 (that	 is	 until	 the	 recent	
introduction	of	floating-point	hard-blocks	by	Altera).		[14]	is	a	journal	paper	reporting	
one	of	 the	earliest	 reconfigurable	 computers	designed	and	built	with	 the	 support	of	
our	industrial	partner	Sony	Broadcast	Europe.		This	work	was	published	in	the	Special	
Issue	 of	 IEEE	 Computer	 on	 Reconfigurable	 Computing.	 	 According	 to	 the	 Editorial,	
twenty	four	submissions	by	research	groups	around	the	world	were	received,	and	only	
four	full	papers	(including	ours)	was	selected	for	publication.		Furthermore,	this	system	
(known	 as	 Sonic	 architecture,	 which	 is	 a	 combination	 of	 SONY	 and	 IC	 for	 Imperial	
College)	 was	 adopted	 by	 Sony	 Broadcast	 Europe	 as	 their	 R&D	 laboratory’s	 main	
prototyping	vehicle	for	a	number	of	years	thereafter.			
The	 work	 of	 [14]	 sparked	 interests	 in	 other	 industrial	 partner	 such	 as	 Xilinx.	 	 They	
subsequently	funded	a	follow-on	project	known	as	“Sonic-on-a-Chip”,	where	the	Sonic	
architecture	was	 integrated	into	a	much	larger,	single,	FPGA	device.	[17]	 is	the	result	
from	this	work	where	two	major	challenges	are	addressed:	1)	how	to	take	a	platform-
based	design	approach	to	allow	run-time	system	assembly	instead	of	full	compilation?,	
2)	how	to	model	and	schedule	on-chip	communication	using	time-division	multiplexing	
in	a	way	that	guarantees	no	data	is	lost?				In	additional	to	the	industrial	impact	of	[14]	
and	 [17],	 they,	 and	 their	 associated	 conference	 publications,	 attracted	 over	 250	
citations	(Google	Scholar).	
The	author’s	collaboration	with	Sony	Broadcast	lasted	for	over	a	decade	including	the	
work	 reported	 in	 [20].	 	 Graphic	 Processor	 Units	 (GPUs)	 have	 emerged	 as	 a	 strong	
contender	to	replace	FPGAs	as	the	better	and	more	efficient	computational	hardware	
alternative.	[20]	studies	this	hypothesis	with	real	industrial	problems	provided	by	Sony	
Broadcast,	 and	 identifies	 the	 classes	 of	 problems	 for	which	 each	 technology	 is	most	
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suitable.		This	work	has	attracted	a	good	level	of	attention	since	its	publication	in	2010	
(92	citations	in	Google	Scholar).	
[18]	 is	 another	 application	 in	 the	 video	 domain	 where	 an	 adaptive	 image	 senor	 is	
integrated	with	an	FPGA	in	order	to	achieve	super-resolution	image	sensing	for	video	
capture	 applications.	 	 By	 integrating	 an	 image	 sensor	 with	 an	 FPGA	 in	 the	 same	
system,	 it	 is	 possible	 to	 provide	 real-time	 trade-off	 between	 spatial	 resolution	 and	
exposure	time.	Using	the	Iterative	Back	Project	algorithm	implemented	on	the	FPGA,	a	
motion-deblurring	system	that	works	 in	the	presence	of	noise	 is	demonstrated.	 	This	
work	has	subsequently	attracted	funding	from	DSTL	to	explore	other	real-time	super-
resolution	techniques	using	FPGAs.	
Apart	 from	video	 and	 image	processing,	many	other	 application	domains	potentially	
can	benefit	 from	the	use	of	FPGAs	and	 reconfigurable	 systems.	 	One	such	domain	 is	
hardware-accelerated	 simulation.	 [15]	 reports	 the	 design	 of	 a	 Gaussian	 noise	
generator	using	FPGA	for	exploring	channel	code	behaviour.		The	main	novelty	in	this	
design	 is	 the	 used	 of	 non-uniform	 piecewise	 linear	 approximations	 in	 computing	
trigonometric	and	logarithmic	functions,	achieving	a	50	times	speed	improvement	over	
a	 software	 implementation.	 The	 significance	 of	 this	 work	 comes	 from	 the	 general	
applicability	of	the	noise	generator	to	other	stochastic	modelling	and	simulation.		For	
example,	 this	 work	 has	 been	 extended	 to	 model	 financial	 systems	 and	 to	 perform	
online	 trading,	 where	 low	 computation	 latency	 is	 of	 paramount	 importance.	 This	
journal	paper	has	attracted	a	good	level	of	attention	with	88	citations	(Google	Scholar).	
Encryption	and	decryption	is	yet	another	domain	where	FPGAs	are	particular	suited	in	
providing	 acceleration.	 This	 is	 partly	 due	 to	 the	 fact	 that	 encryption	 and	 decryption	
usually	requires	a	 large	number	of	bit-level	manipulations,	something	that	FPGAs	are	
particularly	 well-suited.	 Such	 hardware	 systems	 often	 demand	 flexibility,	 high	
throughput	and,	when	used	 in	embedded	application,	power	efficiency.	 	 [16]	reports	
the	design	of	an	elliptic	curve	cryptosystem	that	 is	highly	flexible.	 	This	design	allows	
the	user	 to	perform	trade-offs	between	speed,	size	and	 level	of	security.	 	Over	1000	
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times	speed	improvement	when	compared	to	a	software	implementation	is	achieved.		
Even	more	significantly,	this	performance	improvement	is	accompanied	by	much	lower	
energy	consumption:	our	design	only	runs	at	35MHz	on	a	Xilinx	FPGA	as	compared	to	
the	 software	 solution	 running	 on	 a	 Xeon	 processor	 operating	 at	 2.6GHz.	 	 This	work	
provides	one	of	the	best	solutions	for	Elliptic	Curve	Cryptography	in	the	literature,	and	
has	attracted	nearly	100	citations	(Google	Scholar).	
The	work	 report	 in	 [19]	 demonstrates	 yet	 another	 application	 domain	where	 FPGAs	
could	play	an	important	role.		In	the	general	field	of	“big	data”,	the	key	challenge	is	to	
reduce	the	amount	of	original	data	that	require	processing.	Among	many	techniques	
available,	 one	 common	algorithm	used	 for	 this	 application	 is	 to	 computer	 the	 linear	
projection.	 	 [19]	 reports	 a	 Bayesian	 factor	 analysis	 framework	 for	 dimensionality-
reduction	using	FPGAs.		The	novelty	of	this	work	is	in	coupling	the	data	approximation	
using	 a	 small	 set	 of	 variables,	 FPGA	 resource	 optimization	 and	 the	 exploitation	 of	
heterogeneity	in	modern	FPGAs	under	one	framework.		The	impact	of	this	work	is	in	its	
general	applicability	in	many	related	problems	in	big	data	and	machine	learning.	
Concluding	remarks	
To	summarize,	the	collection	of	20	original	works	selected	for	this	submission	includes	
seminal	 journal	 publications	 and	 research	 monographs,	 providing	 evidence	 of	 my	
international	 standing	 in	 the	 field	 of	 FPGAs	 and	 reconfigurable	 systems.	 The	
significance	and	impact	of	my	work	over	the	past	two	decades	is	also	demonstrated	by	
the	 results	 from	 the	 2014	 Research	 Excellence	 Framework	 (REF)	 assessment.	 	 My	
research	in	this	field	formed	one	of	the	five	submitted	impact	case	studies,	which	was	
given	the	top	score	of	four	stars.	
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Statement	for	Conjoint	Work	
For	works	with	research	collaborators,	e-mail	addresses	are	provided	for	confirmation	
of	 contribution	 if	desired,	but	not	 for	works	with	past	 research	 students	or	 research	
assistants	working	under	my	direct	supervision	and	guidance.	
1. T.	Wiangtong	(Research	Student)	–	As	the	primary	PhD	supervisor	(WL	as	second	
supervisor),	 I	 initiated,	 directed	 and	 contributed	 in	 the	 execution	 of	 the	
work.		
2. G.A.	 Constantinides	 (Research	 Student)	 –	 As	 the	 primary	 PhD	 supervisor	 (WL	 as	
second	 supervisor),	 I	 took	 the	 major	 role	 to	 initiated,	 directed	 and	
contributed	 in	 the	 execution	 of	 the	 work.	 I	 also	 obtained	 the	 industrial	
support	from	HP	Lab	Bristol	who	sponsored	this	project.	
3. G.A.	 Constantinides	 (Research	 Student)	 –	 As	 the	 primary	 PhD	 supervisor	 (WL	 as	
second	 supervisor),	 I	 took	 the	 major	 role	 to	 initiated,	 directed	 and	
contributed	 in	 the	 execution	 of	 the	 work.	 I	 also	 obtained	 the	 industrial	
support	from	HP	Lab	Bristol	who	sponsored	this	project.	
4. G.A.	 Constantinides	 (Research	 Student)	 –	 As	 the	 primary	 PhD	 supervisor	 (WL	 as	
second	 supervisor),	 I	 took	 the	 major	 role	 to	 initiated,	 directed	 and	
contributed	 in	 the	 execution	 of	 the	 work.	 	 I	 also	 obtained	 the	 industrial	
support	from	HP	Lab	Bristol	who	sponsored	this	project.	
5. K.	Turkington	(Research	Student)	–	I	was	the	second	PhD	supervisor	(with	GAC	as	
the	primary	supervisor).		I	assisted	to	initiate,	direct	and	contributed	in	the	
execution	of	the	work.		K.	Masselos	(kmas@hwlab.uop.gr).	
6. Q.	 Liu	 (Research	 Student)	 –	 I	 was	 the	 second	 PhD	 supervisor	 (with	 GAC	 as	 the	
primary	 supervisor).	 	 I	 assisted	 to	 initiate,	 direct	 and	 contributed	 in	 the	
execution	of	the	work.		K.	Masselos	(kmas@hwlab.uop.gr).	
7. A.M.	Smith	(Research	Assistant)	–	a	former	research	student	who	stayed	as	a	RA	
on	an	EPSRC	grant	where	 I	was	as	a	co-investigator.	 	As	co-investigator,	 I	
contributed	to	the	initiation,	direction	and	execution	of	the	work.	
8. T.	 Koskinen	 (Research	 Student)	 –	 As	 the	 primary	 PhD	 supervisor,	 I	 initiated,	
directed	and	contributed	in	the	execution	of	the	work.	
9. J.	 de	 Sousa	 (Research	 Student)	 –	 As	 the	 primary	 PhD	 supervisor,	 I	 initiated,	
directed	and	contributed	in	the	execution	of	the	work.			
10. P.	Sedcole	(Research	Assistant)	–	A	former	research	student	who	stayed	as	a	RA	on	
an	 EPSRC	 grant	 that	 I	 was	 the	 PI.	 	 Therefore	 I	 initiatied,	 directed	 and	
contributed	in	the	execution	of	the	work.	
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11. J.S.	Wong	 (Research	 Student),	 P.	 Sedcole	 (Research	 Assistant)	 –	 As	 the	 primary	
PhD	 supervisor	 of	 one	 and	 the	 line	 manager	 of	 the	 other,	 I	 initiated,	
directed	and	contributed	in	the	execution	of	the	work.		
12. J.S.	Wong	(Research	Student)	–	As	the	primary	PhD	supervisor,	I	initiated,	directed	
and	contributed	in	the	execution	of	the	work.	
13. E.	 Stott,	 Z.	 Guan,	 J.M.	 Levine	 (all	 Research	 students)	 -	 	 As	 the	 primary	 PhD	
supervisor	to	all	three	students,	I	initiated,	directed	and	contributed	in	the	
execution	of	the	work.		J.S.	Wong	was	a	fomer	PhD	student	who	stayed	as	a	
RA	on	an	EPSRC	grant	where	I	was	the	PI.	
14. S.D.	 Haynes	 (Research	 Student)	 –	 As	 the	 primary	 PhD	 supervisor,	 I	 initiated,	
directed	and	 contributed	 in	 the	execution	of	 the	work.	 	 J.	 Stone	was	 the	
industrial	supervisor	from	Sony	Broadcast	(john.stone@eu.sony.com)	who	
sponsored	this	project.	
15. D.U.	 Lee	 (Research	 Student)	 -	 I	was	 the	 second	 PhD	 supervisor	 (with	WL	 as	 the	
primary	 supervisor).	 	 I	 assisted	 to	 initiate,	 direct	 and	 contributed	 in	 the	
execution	of	the	work.	
16. R.C.	Cheung	(Research	Student)	-	I	was	the	second	PhD	supervisor	(with	WL	as	the	
primary	 supervisor).	 	 I	 assisted	 to	 initiate,	 direct	 and	 contributed	 in	 the	
execution	of	the	work.			
17. P.	 Sedcole	 (Research	 Student)	 -	 –	 As	 the	 primary	 PhD	 supervisor	 (co-supervised	
with	WL),	I	initiated,	directed	and	contributed	in	the	execution	of	the	work.	
I	 also	 obtained	 the	 industrial	 support	 from	 Xilinx	 who	 sponsored	 this	
project.	
18. M.E.	 Angelopoulou	 (Research	 Student)	 –	 As	 the	 primary	 PhD	 supervisor	 (co-
supervised	with	CSB),	I	initiated,	directed	and	contributed	in	the	execution	
of	the	work.	
19. C.S.	Bouganis	 	 (Reseach	Assistant)	 -	 	 I	was	his	 line	manager	on	an	EPSRC	 funded	
project	and	CS	Bouganis	became	a	Lecturer	at	the	end	of	the	contract.		As	
his	 line	manager	 and	Co-I	 of	 the	project,	 I	 I	 contributed	 to	 the	 initiation,	
direction	and	execution	of	the	work.	
20. B.	Cope	 (Research	Student)	–	As	 the	primary	PhD	supervisor	 (co-supervised	with	
WL),	 I	 initiated,	 directed	 and	 contributed	 in	 the	 execution	 of	 the	work.	 I	
also	obtained	the	industrial	support	from	Sony	Broadcast,	who	sponsored	
this	project.	
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